Home > Blogs > Detail

What Is Via Filling of Printed Circuit Board?

31 Dec 2025 09:28:01 GMTTyson From www.hycxpcba.com

Via filling of Printed Circuit Board refers to the process of depositing conductive or non-conductive material into a drilled hole so the entire via barrel becomes a solid structure. The goal is to create a stable foundation for surface plating, improve mechanical strength, and prevent solder from flowing into the via during assembly. Because advanced designs frequently place vias directly under BGA pads or inside high-speed routes, a smooth and solid surface is essential to support soldering, routing, and long-term reliability.

As manufacturing continues to evolve, PCB via filling now appears in smartphones, automotive modules, industrial controls, medical devices, RF boards, and many other high-performance applications. Instead of leaving the via hollow, the fill material enhances thermal transfer, reduces voids, strengthens the structure, and ensures a consistent surface throughout production.

Why Dose PCB Via Filling ?

Advantages of PCB Via Filling:

  • Enhanced Soldering Quality: Filled vias eliminate the risk of solder wicking into a via barrel. This creates a stable pad surface, especially for fine-pitch BGA or QFN packages where even small voids can cause long-term instability.
  • Improved Thermal Path: Conductive via fills assist heat transfer from power devices to internal or external copper layers. This is valuable in power management modules, LED boards, and RF power amplifiers.
  • Higher Mechanical Strength: Filled vias support the surrounding copper pad during thermal cycling, bending stress, or reflow heating. This is vital in thin multilayer constructions.
  • Increased Routing Flexibility: With filled vias PCB structures, routing can pass through pad-in-via areas without compromising solder joints. This allows compact layouts and shorter trace lengths.
  • More Reliable Multilayer Connectivity: A filled via barrel has improved consistency because it removes air pockets and reduces plating defects. This directly improves reliability in high-frequency, automotive, and aerospace circuits.

What Material Is Used for PCB Via Filling?

Filling Material Type Advantages Applications Cost
Non-Conductive Epoxy Stable performance, cost-effective, smooth via-in-pad surface HDI boards, smartphones, tablets, consumer electronics, BGA via-in-pad Low
Conductive Epoxy Enhanced thermal/electrical conductivity Power modules, LED drivers, thermal pads, high-power compact circuits Medium–High
Copper Filling (Electroplated) Optimal electrical/thermal performance, high reliability RF boards, automotive circuits, aerospace PCBs, high-speed digital designs High
Resin/Polymer Blend Mechanical stability, low dielectric loss, thin stack-up compatibility Flexible circuits, rigid-flex designs, hybrid materials, ultra-thin layers Medium
Solder Mask Plug Low-cost moisture barrier, prevents solder wicking General PCBs, non-HDI boards, low-to-mid density layouts Very Low

What is the Difference between Via Plug and Via Fill?

Category Via Plug Via Fill
Structure Partially blocks via, leaving hollow space Fully fills via barrel, no hollow space
Material Resin or solder mask Epoxy, conductive material, or copper plating
Surface Appearance May have slight depressions Creates flat pad, suitable for via-in-pad
Purpose Prevents solder flow, protects barrel Supports fine-pitch routing, enhances reliability
Thermal Performance Limited heat transfer Improved heat transfer (especially with conductive/copper fill)
Cost Level Lower cost Higher cost (varies by fill method)
Common Use Case General PCB, low-to-mid density designs HDI, BGA pads, RF boards, power modules

Design Consideration for PCB Via Filling

Below Are PCB Via Filling Design Consideration:

1. Clarify Filling Purpose

  • Determine the requirement first: whether it is to enhance thermal conductivity (e.g., power device heat dissipation), improve signal integrity (reduce impedance discontinuity), strengthen mechanical structure (prevent vibration cracking), or be compatible with subsequent processes (e.g., embedded capacitance). Different objectives correspond to different material and process selections to avoid ineffective costs.

2. Prioritize Conductive Filling

  • For high-frequency/high-speed signals, conductive filling (e.g., silver paste, copper paste) can reduce via impedance to below 1Ω, minimizing signal reflection and crosstalk. Resin filling is only suitable for non-critical signals or mechanical reinforcement to avoid abnormal parasitic parameters caused by insulation.

3. Control Aperture and Aspect Ratio

  • For small apertures (≤0.2mm), evaluate filling capability: aspect ratios >6:1 may cause voids, recommend vacuum filling or special processes (e.g., capillary plating). For large apertures, control filling layer thickness to avoid delamination due to mismatched thermal expansion coefficients.

4. Validate Material Compatibility

  • Filling materials must be compatible with substrates (e.g., FR4, high-frequency materials) and surface finishes (e.g., ENIG, OSP). For instance, epoxy resin filling requires thermal matching testing with solder to prevent thermal cycle cracking. Conductive pastes need verification for electromigration risks with adjacent conductors.

5. Design Thermal Dissipation Path

  • For devices with thermal power >1W, via arrays must directly connect to thermal pads/copper planes. Filling material thermal conductivity should exceed 2W/(m·K) (e.g., modified epoxy + thermal fillers). Avoid isolated via groups causing local hot spots.

6. Define Process Window

  • Require PCB manufacturers to provide filling process parameters: filling pressure (0.3-0.5MPa), curing temperature (150-180°C), and time (30-60 minutes). Critical parameters should be included in design specifications to prevent quality variations across batches.

7. Void Detection Standards

  • Use X-ray/CT to inspect filling rate, requiring <5% void ratio. Critical signal vias need cross-section validation for filling continuity. Detection criteria must be mutually agreed upon with PCB manufacturers to avoid disputes.

8. Optimize Impedance Continuity

  • Post-filling via impedance must match transmission lines (e.g., 50Ω microstrip requires via impedance ≤55Ω). Simulate to verify filling impact on S-parameters, preventing signal degradation due to impedance discontinuity.

9. Balance Cost and Reliability

  • Conductive filling costs 3-5 times more than resin filling. Select based on product positioning: consumer products may partially fill critical vias, while industrial/automotive products require full filling in high-reliability areas. Avoid over-designing to prevent cost escalation.

10. Document Design Rules

  • Specify in PCB design specifications: filling area marking (e.g., Via-in-Pad requires full filling), minimum spacing (filling area ≥0.2mm from pads), and test point reservation (avoid filling covering test pads). Ensure consistent information across design and manufacturing stages.

How to Fill in Via PCB?

Below Are Steps to PCB Via Filling Process:

  1. Select Filling Material Based on Application Needs: Use conductive materials (e.g., copper paste, silver-loaded epoxy) for high thermal/electrical conductivity in power-heavy designs; opt for non-conductive resins (e.g., epoxy) to prevent solder wicking in via-in-pad structures or improve surface flatness.
  2. Drill and Clean Vias: Ensure precise drilling with appropriate aspect ratios (hole diameter vs. thickness) to avoid filling defects. Clean via walls via plasma treatment or brushing to remove contaminants and promote material adhesion.
  3. Electroplate Hole Walls: Apply a thin copper layer to via walls using acidic copper plating solutions with organic additives to ensure robust electrical connections and prepare for filling material anchoring.
  4. Fill Vias with Specialized Material: Inject conductive/non-conductive pastes (e.g., TAIYO THP-100 DX1 for resin) using automated equipment to achieve complete filling without voids. For via-in-pad, use liquid photo-imageable solder mask (LPI) cured via UV exposure to create solid plugs.
  5. Planarize and Cure: Grind filled vias to achieve surface roughness <0.3μm via mechanical polishing. Cure filling materials at controlled temperatures (e.g., 150°C for 1.5 hours) to solidify and ensure structural integrity.
  6. Surface Finishing: Apply capping plating (e.g., nickel-gold) over filled vias to protect against oxidation and enable reliable soldering. Use solder mask tenting or plugging to prevent contamination and electrical shorts.
  7. Perform Quality Verification: Conduct electrical testing (e.g., continuity checks) and visual inspection to verify filling integrity, absence of voids, and proper surface finish. Ensure compliance with IPC-4761 standards for via protection types (e.g., VII-type for filled/capped vias).

How Much Does it Cost to Fill a Via?

The cost of PCB via filling varies according to material, hole size, density, and HDI level. Below is a price range for per via filling:

  • Non-conductive epoxy fill: $0.008 – $0.03 per via.
  • Conductive epoxy fill: $0.03 – $0.10 per via.
  • Copper-filled via: $0.08 – $0.25 per via.

Depending on your design, filled vias may increase board cost by 10% to 30%. Projects with hundreds of via-in-pad locations require tighter process control, which can raise the price further.

FAQs of PCB Via Filling

Q1: Should via-in-pad always use filling instead of tenting?
A1: For fine-pitch BGAs or QFNs, filling is strongly recommended. It prevents solder voids and ensures a flat pad. Larger pad sizes may use tenting.

Q2: Why do some filled vias still show small dimples?
A2: Dimples appear when plating thickness or resin expansion is not perfectly balanced. High-precision factories use controlled planarization to avoid these marks.

Q3: Is filled via PCB helpful for high-speed signals?
A3: Yes. Filled vias remove air gaps and improve impedance uniformity. This helps maintain signal stability in high-speed routing.

Q4: Can filled vias improve heat dissipation in compact boards?
A4: Yes. Conductive and copper-filled vias move heat more efficiently from hot components to inner layers or copper planes.

Q5: Does filled via PCB increase production time?
A5: Usually it adds 1–3 days for non-conductive epoxy and 3–5 days for copper filling. The added time supports reliability and stability.



PCB Via Tenting Design Rules & Production Process



PCB via tenting improves reliability, protects vias from contamination, and enhances routing freedom. This guide explains tented vias, design rules, cost, production steps, and how to choose between tenting and plugged vias.

PCB via tenting is a practical method to cover vias with solder mask so they stay protected during assembly and long-term use. It is widely applied in compact circuits, 

RF layouts, medical electronics, industrial controls, and many modern consumer devices. Today, more teams look for stable fabrication methods to control surface cleanliness, improve solderability, 

and maintain predictable performance. This article explains how via tenting works, why it matters, and how to design it properly so your PCB stays robust and manufacturable.

What is Tented Via in PCB?

A tented via is a copper-plated hole fully covered by solder mask. The mask forms a thin “film” over the opening, preventing direct exposure during SMT processing. The via is still electrically functional, but its hole is closed on at least one side by solder mask.

There are three typical variations:

  • Fully tented vias – solder mask covers both sides.
  • Partially tented vias – solder mask covers one side.
  • Tented + filled vias – not fully plugged, but mask covers the top after partial filler.

Because the solder mask closes the hole, the via is protected from unintended solder flow, debris, oxidation, and moisture. This makes the design cleaner and more consistent. Even more, tenting brings visual benefits for silkscreen and component placement, especially when space is tight.

What Are Advantages and Disadvantages of PCB Via Tenting?

  • Improved cleanliness: Tented vias block solder from wicking into holes during reflow. This prevents weak joints or missing solder volume on pads nearby.
  • Lower risk of bridging: Small vias very close to pads no longer “steal” solder during reflow, which improves yield.
  • Smoother assembly: A fully tented surface offers a more even solder mask topography, ideal for high-density layouts.
  • Enhanced durability: Mask-covered vias resist oxidation and environmental moisture better than exposed copper.
  • Better silkscreen printing: Mask-covered holes allow labels, indicators, or polarity marks to be printed nearby without artwork breaks.

Why Use Tented Vias?

  • Prevent solder wicking: Tiny vias near pads can siphon solder away during reflow. Tenting stops that.
  • Improve reliability: A covered via has fewer chances of oxidation or contamination.
  • Reduce shorts: Vias between dense components often need coverage to prevent unexpected bridging.
  • Support miniaturization: Modern PCBs pack many vias under BGAs, modules, and connectors. Tenting keeps these areas stable and clean.
  • Enhance solder mask performance: A smoother surface improves automated assembly and reduces defects.

When to Use PCB Via Tenting in PCB Layout?

  1. Vias are placed close to SMT pads: This stops solder loss and protects pad stability.
  2. Under a BGA or LGA: Small vias often hide beneath packages to save space. Tenting avoids unintended wicking during reflow.
  3. The circuit uses fine-pitch components: Dense circuits benefit from a clean, mask-covered surface.
  4. Via-in-pad is not required: If you do not need filled and plated vias, tenting provides a cost-friendly alternative.
  5. The PCB requires better environmental protection: Outdoor devices, sensors, or medical equipment benefit from enclosed vias.
  6. Silkscreen location is limited: Covering vias smooths the area and allows printing over the region.

Tenting Vias vs Plugged Vias: How to Choose?

Criteria Tented Vias Plugged Vias
Protection level Good for general applications Excellent sealing and higher reliability
Solder wicking control Very effective Completely eliminated
Thermal performance Standard Better for high-power or thermal vias
Surface smoothness Smooth, acceptable for most designs Very smooth; ideal under BGA pads
Cost Low Higher (due to filler material and extra steps)
Recommended via size 0.2–0.5 mm 0.1–0.3 mm common
Ideal application scenarios Consumer electronics, IoT devices, general SMT High-density BGAs, HDI, thermal paths, advanced RF
Manufacturing complexity Low Medium to high
Mask reliability Depends on registration Very stable after plugging
Best choice when You need low-cost protection and stable SMT You need high reliability or via-in-pad

This image has an empty alt attribute; its file name is 202511041828123571.png



What Are Design Rules for PCB Via Tenting?

Below Are 12 PCB Via Tenting Design Rules for Your Reference:

1. Solder Mask Expansion: 0 to −2 mil (−0.05 mm)

  • The solder mask opening should match the copper pad (0 mil expansion) or shrink slightly (negative expansion). Negative values (−1 to −2 mil) enhance coverage and reduce pinholes, especially for vias <0.35 mm.

2. Recommended Via Hole Diameter

  • Optimal finished hole size: 0.2–0.4 mm (preferred: 0.25–0.35 mm) with annular ring 0.1–0.15 mm. Smaller vias tent more easily as mask spans less unsupported area.

3. Avoid Tenting Vias >0.5 mm

  • Large vias (>0.5 mm) risk mask cracking or air bubbles. For larger holes, use plugging/filling.

4. Solder Mask Thickness: 15–35 μm

  • Standard: 15–25 μm. Critical layers/high-density zones use 25–35 μm for enhanced sealing. Thicker masks require precise curing to prevent lifting.

5. Use LPI Solder Mask

  • LPI (Liquid Photoimageable) offers superior adhesion, resolution, and strength vs. dry-film. Ideal for micro-contour tenting.

6. Maintain Clean Spacing Around Vias

  • Avoid routing <4 mil from vias. Mask-to-copper clearance ≥3–4 mil prevents fracturing/uneven coverage.

7. Account for Mask Registration Tolerance

  • Fabrication shifts (±3 mil) require comfortable spacing to avoid unintended copper exposure.

8. Avoid Tenting Test-Point Vias

  • Vias for ICT/testing must remain open. Tented vias cannot ensure reliable probe contact.

9. Add Clear Fab Notes: Specify in drawings

  • “Tented vias on both sides” or “Negative mask expansion for vias <0.35 mm” to avoid misinterpretation.

10. Avoid Tenting Vias on Large Copper Planes

  • Thermal reliefs prevent uneven curing/voids due to copper heat absorption differences.

11. Control Via-Pad Spacing

  • For SMT pads near vias: Pad-to-via spacing >4–6 mil with defined mask fillet prevents solder bridging.

12. Verify via CAM Review

  • Pre-production CAM checks confirm correct mask expansion, via size norms, alignment tolerance, and no exposed copper, reducing re-spins and ensuring stable yield.

How to Make Vias Tented?


1. Gerber File Output and Verification

  • Solder Mask Gerber: When generating Top/Bottom Solder Mask layer Gerber files, confirm no “Thermal Pad” design on via pads to ensure continuous solder mask coverage over via openings.
  • Design Rule Verification: Use CAM350 or GC-PowerView tools to perform DRC checks, validating parameters like solder mask-to-copper spacing (≥0.1mm) and solder mask bridge width (≥0.1mm).
  • Optical Point Handling: Adjust solder mask opening size for vias near test points or optical alignment marks to ensure automated equipment recognition.

2. Production Preparation: Material and Process Selection

  • Solder Mask Material: Use liquid photoimageable solder mask (LPI) with thickness 0.8-1.2mil for coverage and solder resistance. For high-reliability applications (e.g., automotive), UV-curable solder mask may be selected.
  • Pre-treatment Process: Conduct micro-etching, acid cleaning, or other pre-treatments to enhance solder mask adhesion. Ensure via surfaces are clean, free of oxide or contaminants.
  • Stencil Design: For screen printing, customize stencils to fully cover via areas; for inkjet printing, adjust ink drop spacing and layer height.

3. Solder Mask Application and Curing

  • Solder Mask Coating: Apply solder mask uniformly via screen printing, inkjet, or photosensitive coating. Ensure complete ink filling in via areas without bubbles or pinholes.
  • Exposure and Development: Use UV exposure machine for pattern exposure, then remove unexposed solder mask with alkaline developer to retain covered vias.
  • Curing Treatment: Perform thermal curing (e.g., 150℃×60min) or UV curing in high-temperature ovens to achieve solder mask hardness ≥3H and thermal shock resistance per IPC-SM-840.

4. Quality Control and Inspection

  • AOI Inspection: Use automated optical inspection (AOI) to scan solder mask for defects (e.g., exposed copper, thin ink, broken bridges) with accuracy ±0.05mm.
  • Cross-section Analysis: Perform metallographic cross-sectioning on critical vias to verify solder mask thickness, coverage integrity, and adhesion strength (e.g., pull test ≥1.5kgf).
  • Electrical Testing: Conduct flying probe or ICT testing to confirm no shorts/opens post-tenting, with insulation resistance ≥100MΩ (500V DC).

5. Special Scenario Handling

  • High-Density Designs: For microvias (<0.2mm), recommend resin plugging + tenting when using “Via-in-Pad” to avoid solder mask collapse.
  • Thermal Management: For vias under high-power devices, evaluate thermal needs—use HASL pads if heat dissipation is required, otherwise maintain tenting.
  • Traceability: Batch PCBs must include solder mask lot numbers, curing parameters, and inspection records per ISO 13485/IATF 16949 requirements.

How Much Does PCB Via Tenting Cost?

The cost of PCB via tenting depends on board size, count of vias, solder mask type, and manufacturing class. Fortunately, tenting adds very little cost because it is part of the standard mask process.

Project Type Additional Cost for Via Tenting
Prototype / small batch $0 – $15 per order
Mid-volume production $10 – $40 per batch
High-volume mass production $0 – $0.002 per via



This image has an empty alt attribute; its file name is 202511041828123571.png



Latest release

VR